[riscv-isa-sim.git] / riscv / insns / fcvt_d_w.h

require_extension('D');
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(i32_to_f64((int32_t)RS1).v);
set_fp_exceptions;