[riscv-isa-sim.git] / riscv / insns / fcvt_wu_d.h

require_extension('D');
require_fp;
softfloat_roundingMode = RM;
WRITE_RD(sext32(f64_to_ui32(FRS1, RM, true)));
set_fp_exceptions;