[riscv-isa-sim.git] / riscv / insns / fdiv_s.h

require_extension('F');
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f32_div(f32(FRS1), f32(FRS2)).v);
set_fp_exceptions;