[riscv-isa-sim.git] / riscv / insns / feq_d.h

require_extension('D');
require_fp;
WRITE_RD(f64_eq(FRS1, FRS2));
set_fp_exceptions;