[riscv-isa-sim.git] / riscv / insns / fld.h

require_extension('D');
require_fp;
WRITE_FRD(MMU.load_int64(RS1 + insn.i_imm()));