[riscv-isa-sim.git] / riscv / insns / fmadd_d.h

require_extension('D');
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f64_mulAdd(FRS1, FRS2, FRS3));
set_fp_exceptions;