[riscv-isa-sim.git] / riscv / insns / fmin_s.h

require_extension('F');
require_fp;
WRITE_FRD(isNaNF32UI(FRS2) || f32_lt_quiet(f32(FRS1), f32(FRS2)) ? FRS1 : FRS2);
set_fp_exceptions;