[riscv-isa-sim.git] / riscv / insns / fmv_s_x.h

require_fp;
WRITE_FRD(RS1);