[riscv-isa-sim.git] / riscv / insns / fnmsub_d.h

require_fp;
softfloat_roundingMode = RM;
FRD = f64_mulAdd(FRS1 ^ (uint64_t)INT64_MIN, FRS2, FRS3);
set_fp_exceptions;