[riscv-isa-sim.git] / riscv / insns / fnmsub_s.h

require_fp;
softfloat_roundingMode = RM;
FRD = f32_mulAdd(FRS1 ^ (uint32_t)INT32_MIN, FRS2, FRS3);
set_fp_exceptions;