[riscv-isa-sim.git] / riscv / insns / fsd.h

require_fp;
MMU.store_uint64(RS1 + insn.s_imm(), FRS2);