[riscv-isa-sim.git] / riscv / insns / fsgnjn_d.h

require_extension('D');
require_fp;
WRITE_FRD(fsgnj64(FRS1, FRS2, true, false));