[riscv-isa-sim.git] / riscv / insns / fsgnjn_s.h

require_extension('F');
require_fp;
WRITE_FRD((FRS1 &~ (uint32_t)INT32_MIN) | ((~FRS2) & (uint32_t)INT32_MIN));