[riscv-isa-sim.git] / riscv / insns / l_d.h

require_fp;
FRA.bits = mmu.load_int64(RB+SIMM);