36acd7bd719063ccf3012ea48ed5efe02e5205fa
[riscv-isa-sim.git] / riscv / insns / lb.h
1 RD = MMU.load_int8(RS1 + insn.i_imm());