522eb8f98c16c92bffe61a6e314941b589aeb587
[riscv-isa-sim.git] / riscv / insns / lbu.h
1 RA = mmu.load_uint8(RB+SIMM);