[riscv-isa-sim.git] / riscv / insns / ld.h

require64;
RD = mmu.load_int64(RS1+SIMM);