[riscv-isa-sim.git] / riscv / insns / ld.h

require_xpr64;
WRITE_RD(MMU.load_int64(RS1 + insn.i_imm()));