projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
b158ada1b499cec3ed10268cd1d24bc71c915bef
[riscv-isa-sim.git]
/
riscv
/
insns
/
lh.h
1
RD
=
MMU
.
load_int16
(
RS1
+
insn
.
i_imm
());