[riscv-isa-sim.git] / riscv / insns / lr_d.h

require_xpr64;
p->get_state()->load_reservation = RS1;
RD = MMU.load_int64(RS1);