[riscv-isa-sim.git] / riscv / insns / lw.h

RT = mmu.load_int32(RS+SIMM);