[riscv-isa-sim.git] / riscv / insns / lw.h

RA = mmu.load_int32(RB+SIMM);