[riscv-isa-sim.git] / riscv / insns / lwu.h

require_xpr64;
WRITE_RD(MMU.load_uint32(RS1 + insn.i_imm()));