e1b92060525a748078af6e4c9d388204e914406e
[riscv-isa-sim.git] / riscv / insns / madd_d.h
1 require_fp;
2 FRC = f64_mulAdd(FRA, FRB, FRD);
3 set_fp_exceptions;