[riscv-isa-sim.git] / riscv / insns / mff_d.h

require64;
require_fp;
RD = FRS2;