29debc40f52493eb62615f807d6c35c41e9ca5da
[riscv-isa-sim.git] / riscv / insns / mffsr.h
1 require_fp;
2 RD = fsr;