[riscv-isa-sim.git] / riscv / insns / movz.h

require_vector;
if (~RS1 & 0x1) RD = RS2;