[riscv-isa-sim.git] / riscv / insns / mtflh_d.h

require_fp;
FRC = (RA & 0x00000000FFFFFFFF) | (RB << 32);