d88c9f84e7c2c97856ec83b4f436af12c7d85920
[riscv-isa-sim.git] / riscv / insns / or.h
1 RC = RA | RB;