7ebe9863bf1bfec81c9b9fc5e099fb6a26f0faa1
[riscv-isa-sim.git] / riscv / insns / rdcycle.h
1 RD = sext_xprlen(p->get_state()->cycle);