[riscv-isa-sim.git] / riscv / insns / s_d.h

require_fp;
mmu.store_uint64(RB+SIMM, FRA.bits);