5fad072d844b27cda2532d14f944106ca725b71d
[riscv-isa-sim.git] / riscv / insns / sgninjn_d.h
1 require_fp;
2 FRC.bits = (FRA.bits &~ INT64_MIN) | ((~FRB.bits) & INT64_MIN);