47d950f4db2361203ff6e6db4cd6944bc2a12dfe
[riscv-isa-sim.git] / riscv / insns / sgnmul_d.h
1 require_fp;
2 FRC.bits = FRA.bits ^ (FRB.bits & INT64_MIN);