[riscv-isa-sim.git] / riscv / insns / slliw.h

RA = sext32(RB << SHAMTW);