projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
90e5c4c9ed05dfbc1b56a459b8ff6372dbb665af
[riscv-isa-sim.git]
/
riscv
/
insns
/
sllw.h
1
RD
=
sext32
(
RS1
<< (
RS2
&
0x1F
));