[riscv-isa-sim.git] / riscv / insns / sra.h

RD = sext32(sreg_t(RT) >> SHAMT);