[riscv-isa-sim.git] / riscv / insns / sraiw.h

RA = sext32(sreg_t(RB) >> SHAMTW);