[riscv-isa-sim.git] / riscv / insns / sraw.h

require_xpr64;
WRITE_RD(sext32(int32_t(RS1) >> (RS2 & 0x1F)));