[riscv-isa-sim.git] / riscv / insns / srl.h

require64;
RD = RS1 >> (RS2 & 0x3F);