d7bc2b418490f3e847758c1ce252e3d9cfbd6bf7
[riscv-isa-sim.git] / riscv / insns / srli.h
1 require64;
2 RA = RB >> SHAMT;