[riscv-isa-sim.git] / riscv / insns / srliw.h

RA = sext32((uint32_t)RB >> SHAMTW);