[riscv-isa-sim.git] / riscv / insns / srlv.h

RD = sext32(RT >> (RS & 0x1F));