projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
a0058ae04a24fd0d0085876d19b83280179ab4a0
[riscv-isa-sim.git]
/
riscv
/
insns
/
srlw.h
1
RD
=
sext32
((
uint32_t
)
RS1
>> (
RS2
&
0x1F
));