[riscv-isa-sim.git] / riscv / insns / srlw.h

RC = sext32((uint32_t)RB >> (RA & 0x1F));