[riscv-isa-sim.git] / riscv / insns / sub.h

RD = sext32(RS - RT);