[riscv-isa-sim.git] / riscv / insns / subw.h

require_xpr64;
WRITE_RD(sext32(RS1 - RS2));