[riscv-isa-sim.git] / riscv / insns / sw.h

mmu.store_uint32(RS+SIMM, RT);