[riscv-isa-sim.git] / riscv / insns / vlstw.h

require_vector;
VEC_LOAD(RD, load_int32, RS2);