c6f4c2c89e9dbb3c97947a5ae3e35040072cd233
[riscv-isa-sim.git] / riscv / insns / vmsv.h
1 require_vector;
2 UT_LOOP_START
3 UT_LOOP_RD = RS1;
4 UT_LOOP_END