projects / soc.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
rename match to nomatch, connect ld_i and st_i
[soc.git] / src / TLB / Makefile
1 verilog:
2 python3 Cam.py generate -t v > Cam.v